


18734 Woody_WL
18753 Slinky_WL
Schematics Document

DY : None Installed
UMA: UMA only installed
DIS: DISCRTE OPTIMUS installed

<Core Design>		
<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Cover Page		
Size	Document Number	Rev
A3	Woody_WL/Slinky_WL	-1m
Date:	Friday, September 07, 2018	Sheet 1 of 106



CHARGER	
BQ24780SRUYR-GP	44
INPUTS	OUTPUTS
19V_AD+	19V_DCBATOUT
BT+	
SYSTEM DC/DC	
SY8288CRAC-GP	45
INPUTS	OUTPUTS
19V_DCBATOUT	5V_AUX_S5
	5V_S5
SYSTEM DC/DC	
SY8288BRAC-GP	45
INPUTS	OUTPUTS
19V_DCBATOUT	3D3V_AUX_S5
	3D3V_S5
CPU DC/DC	
RT3602AJ6QW-GP	46
INPUTS	OUTPUTS
19V_DCBATOUT	1V_VCCST
CPU DC/DC	
AOZ5038QI-GP	47
INPUTS	OUTPUTS
19V_DCBATOUT	1V_CPU_CORE
CPU DC/DC	
AOZ5049QI-1-GP	48
INPUTS	OUTPUTS
5V_S5	1V_VCCGT
CPU DC/DC	
RT9610BZQW-GP	50
INPUTS	OUTPUTS
5V_S5	1V_VCCSA
CPU DC/DC	
G5416QS1U-GP	51
INPUTS	OUTPUTS
19V_DCBATOUT	PWR_VDDQ
SYSTEM DC/DC	
AOZ2262QI-10-GP-U	52
INPUTS	OUTPUTS
19V_DCBATOUT	PWR_1D0V
SYSTEM DC/DC	
G9661-25ADJRE1U-GP	53
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
SYSTEM Load switch	
TPS22976	40
INPUTS	OUTPUTS
3D3V_S5	3D3V_S0
5V_S5	5V_S0
1D0V_S5	1V_VCCST
1D8V_S5	1D8V_S0
SYSTEM Load switch	
APE8939	40
INPUTS	OUTPUTS
1D0V_S5	1V_VCCIO




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipai Hsein 301, Taiwan, R.O.C.

Block Diagram	
File	Rev
Size	Document Number
Custom	Woody WL/Slinky WL
Date: Friday, September 07, 2018	Sheet 2 of 108

SSID = CPU

- 24 PEI_EC <<>>
- 24,44,46 PROCHOT#_CPU <<>>
- 65 TP_IN# >>
- 24 SH_INT# <<>>
- 55 TOUCH_INT# <<>>
- 69 GSR_HDD_INT1 <<>>




Document Number: 575412 Ver 0.8



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Title		CPU (THML/JTAG)	
Size	Document Number	Woody_WL/Slinky_WL	
A3			
Date	Friday, September 07, 2018	Sheet	3 of 106

Sheet 4 of 106




```
DDR4 ball type: Non-Interleaved Type
```



RCOMP (0/1/2)	M	MS/ SL	12.7				254	254	508									CFL-U43e/ WHL-U22/ WHL-U42: 121/80.6/ 100
------------------	---	-----------	------	--	--	--	-----	-----	-----	--	--	--	--	--	--	--	--	---

«Core Design»

SSID = CPU



Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none">CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted:<ul style="list-style-type: none">1 = (Default) Normal Operation; No stall.0 = Stall.CFG[1]: Reserved configuration lane.CFG[2]: PCI Express* Static x16 Lane Numbering Reversal.<ul style="list-style-type: none">1 = Normal operation0 = Lane numbers reversed.CFG[3]: Reserved configuration lane.CFG[4]: eDP enable:<ul style="list-style-type: none">1 = Disabled.0 = Enabled.CFG[6:5]: PCI Express* Bifurcation<ul style="list-style-type: none">00 = 1 x8, 2 x4 PCI Express*01 = reserved10 = 2 x8 PCI Express*11 = 1 x16 PCI Express*CFG[7]: PEG Training:<ul style="list-style-type: none">1 = (default) PEG Train immediately following RESET# de assertion.0 = PEG Wait for BIOS for training.CFG[19:8]: Reserved configuration lanes.	I	GTL	SE	U - Processor Lines. CFG[2], CFG[6:5] and CFG[7] are not relevant for U - Processor Lines.

Document Number: 575418 Ver 1.0


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.			
Title: CPU (CFG/IST)			
Size: A3	Document Number: Woody_WL/Slinky_WL	Rev: -1m	
Date: Friday, September 07, 2018	Sheet: 6	of	106

SSID = CPU

46 VCORE_VSEN
46 VCORE_RTN
46 PWR_VCORE_ALERT#
46 VIDSCK_CPU_R
46 VIDSOUT_CPU_R






Document Number: 575418 Ver 1.0
Vcc 70A (Max)



WHISKEY-LAKE-GP

ZZ.00CPU.271



Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
Vcc_SENSE / Vss_SENSE	100Ω	50Ω	<25 mils
VccGT_SENSE / VssGT_SENSE			
VccSA_SENSE / VssSA_SENSE			
VccIO_SENSE / VssIO_SENSE ^[1]		NA	


R1, R2 should be placed within 2 inches (50.8 mm) of the processor socket, minimizing any potential error due to Vcc_SENSE/Vss_SENSE line resistance.

Document Number: 575412 Ver 0.8

SVID ALERT

SVID CLOCK

SVID DATA



SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=10Ω
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω
Platform resistors tolerances	± 5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock
Length Matching Rules	
Length Matching between VIDSOUT and VIDSCK	± 100mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title	CPU (VCORE/MID)
Size	Document Number
A3	Woody_WL/Slinky_WL
Date	Rev
Friday, September 07, 2018	-1m
Sheet	7 of 106

Blanking


<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Woody_WL/Slinky_WL</div>	Rev <div>-1m</div>
Date: Friday, September 07, 2018		Sheet 9 of 106

Main Func = CPU

GT_VCORE WHL_U42

22uF	PCS	Cap
U42	6	





VCORE WHL_U42

U42

IccMax current-10ms max = 70 A



22uF	PCS	Cap
U42	39	330uF*2



VCCGT WHL_U42

U42
IccMax current-10ms max = 31 A


22uF	PCS	Cap
RT	26	330uF*1




VCCSA WHL_U42

U42
IccMax current-10ms max = 5 A

22uF	PCS
RT	8



SSID = PCH



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (Power Cap2)

Size
Custom

Document Number

Woody_WL/Slinky_WL

Rev
-1m



Date: Friday, September 07, 2018

Sheet 11 of 106

106


SSID = DDR4 CHA

DQ80	DQ0-DQ7
DQ81	DQ8-DQ15
DQ82	DQ16-DQ23
DQ83	DQ24-DQ31
DQ84	DQ32-DQ39
DQ85	DQ40-DQ47
DQ86	DQ48-DQ55
DQ87	DQ56-DQ63



SDP & DDP SETTING

DDP: 240 ohm
SDP: 0 ohm



DDP x16 and SDP x16 Compatible Layout

Alternate two layout, risk of VSS offset increases a little







Figure 4-8. WHL U DDR4 x16 Devices Memory Down VREF-CA Overview




Table 4-22. DDR4 Memory Down Power Plane Decoupling (Sheet 1 of 2)

Memory Configuration	Power Domain	Decoupling Location	Qty x μF (size)
DDR4 Memory Down x16 - 4 Devices per Channel	VDDQ/VDD (shorted)	4 per dram, as close as possible	22x 1 μF (0402) (All stuffed)
	VPP	distribute evenly across domain, close by Drains	10x 10 μF (0603) (All stuffed)
	VTT	2 per dram, as close as possible	5x 10 μF (0402)
	VTT	distribute evenly across domain, close by Drains	10x 10 μF (0603)

Table 4-22. DDR4 Memory Down Power Plane Decoupling (Sheet 2 of 2)


Memory Configuration	Power Domain	Decoupling Location	Qty x μF (size)
DDR4 Memory Down x8 - 8 Devices per Channel	VDDQ/VDD (shorted)	4 per dram, as close as possible	64x 1 μF (0402) (min of 48 stuffed)
	VPP	distribute evenly across domain, close by Drains	20x 10 μF (0603) (min of 12 stuffed)
	VTT	2 per dram, as close as possible	32x 1 μF (0402)
	VTT	distribute evenly across domain, close by Drains	10x 10 μF (0603)

Note: Total quantity is referring to 2 channels.


VDDQ/VDD 10uF x6 (DY*1)




VDDQ/VDD 1uF x20 (DY*7)



VPP 1uF x16 (DY*7)



VPP 10uF x4 (DY*1)



VTT 1uF x8 (DY*4)



VTT 10uF x2







Figure 4-7. WHL U DDR4 x16 Memory Down CLK/CTL/CKE/CHD/Reset Signal Topology



Note: The ALERT signal must be routed in the opposite direction to the address/command bus. For example, the alert signal must first connect to the test device that the address/command bus is connected to.

DQ80	DQ0-DQ7
DQ81	DQ8-DQ15
DQ82	DQ16-DQ23
DQ83	DQ24-DQ31
DQ84	DQ32-DQ39
DQ85	DQ40-DQ47
DQ86	DQ48-DQ55
DQ87	DQ56-DQ63








SDP & DDP SETTING

DDP: 240 ohm
SDP: 0 ohm

DDP x16 and SDP x16 Compatible Layout

- Alternate two layout, risk of VSS offset increases a little



CTRL/CKE/CS




Figure 4-8. WHL U DDR4 x16 Devices Memory Down VREF-CA Overview




Table 4-22. DDR4 Memory Down Power Plane Decoupling (Sheet 1 of 2)

Memory Configuration	Power Domain	Decoupling Location	Qty x pF (size)
DDR4 Memory Down x16 - 4 Devices per Channel	VDDQ/VDD (shunted)	4 per dram, as close as possible distributed evenly across domain, close by Drams	32x 1uF (0402) (All stuffed)
	VPP	2 per dram, as close as possible distributed evenly across domain, close by Drams	10x 10uF (0603) (All stuffed)
	VTT	distributed along termination resistors distributed evenly across domain	5x 10uF (0603) 16x 1uF (0402)

Table 4-22. DDR4 Memory Down Power Plane Decoupling (Sheet 2 of 2)

Memory Configuration	Power Domain	Decoupling Location	Qty x pF (size)
DDR4 Memory Down x8 - 8 Devices per Channel	VDDQ/VDD (shunted)	4 per dram, as close as possible distributed evenly across domain, close by Drams	64x 1uF (0402) (min of 48 stuffed)
	VPP	2 per dram, as close as possible distributed evenly across domain, close by Drams	20x 10uF (0603) (min of 12 stuffed)
	VTT	distributed along termination resistors distributed evenly across domain	32x 1uF (0402) 8x 10uF (0603)

Note:
1. Total quantity is referring to 2 channels.


VDDQ/VDD 10uF x6 (DY*1)



VDDQ/VDD 1uF x20 (DY*8)



VPP 1uF x16 (DY*12)



VTT 1uF x6 (DY*3)



VTT 10uF x2





Figure 4-7. WHL U DDR4 x16 Memory Down CLK/CTRL/CKE/CS/Reset Signal Topology



Note:
The ALERT signal must be routed in the opposite direction to the address/command bus, for example, the alert signal must first connect to the last device that the address/command bus is connected to.








(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR (RSVD) (DDR4-CHA1)			
Size A4	Document Number		Rev
	Woody_WL/Slinky_WL		-1m
Date:	Friday, September 07, 2018		Sheet 14 of 106

Main Func = PCH

Description	Top Swap Override	No Reboot	TLS Confidentiality	Boot BIOS	eSPI or LPC	Reserved	Reserved
GPIO	GPP_B14	GPP_B18	GPP_C2	GPP_B22	GPP_C5	SPI0_MOSI	GPP_D12
Schematic							
High	Enable	Enable	Enable	LPC	eSPI		
Low	Disable	Disable	Disable	SPI	LPC		
	internal pull-down	internal pull-down	internal pull-down	internal pull-down	internal pull-down		

Description	Intel DCI-OOB	Reserved	Reserved	Reserved	Flash Descriptor Security Override	XTAL Frequency Select	CNV Mode select
GPIO	GPP_B23	SPI0_IO2	SPI0_IO3	GPP_H17	HDA_SDOUT	GPP_H21	GPP_F6
Schematic							
High	Enable			Enable	Disable	24MHz	Disable
Low	Disable			Disable	Enable	38.4Hz	Enable
	internal pull-down				internal pull-down	internal pull-down	internal pull-down

Description	3.0V Select	Reserved	eSPI_Flash sharing mode	Reserved	eDP enable		
GPIO	INPUT3VSEL	GPD_7	GPP_H23	CFG3	CFG4		
Schematic							
High	3.0V +/-5%		Enable		Disable		
Low	3.3V +/-5%		Disable		Enable		
	internal pull-down		internal pull-down		internal pull-up		

GPP_B14 / SPKR	Top Swap Override	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable "Top Swap" mode. (Default)</p> <p>1 = Disable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (Default) for codes going to the upper two 64-KB blocks in the FWH or the appropriate addresses (A16, A17, or A18) as selected in Top Programming Guide.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.Software will not be able to clear the Top Swap bit until the system is reset.The status of the strap is readable using the Top Swap bit (Dev0, Dev0x1, Function0, offset DC0, bit4).This signal is in the primary well.
----------------	-------------------	--------------------------	--

GPP_B18 / GPP_D12	No Reboot	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable "No Reboot" mode. (Default)</p> <p>1 = Enable "No Reboot" mode (PCH will disable the DCI timer when reset is triggered). This function is useful when running IT/ADR.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.This signal is in the primary well.
-------------------	-----------	--------------------------	--

GPP_C2 / SMBALERT#	TLS Confidentiality	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Disable Intel ME Crypto Transport Layer Security (CTS) cipher suite (no confidentiality). (Default)</p> <p>1 = Enable Intel ME Crypto Transport Layer Security (CTS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after RSMRST# de-asserts.This signal is in the primary well.
--------------------	---------------------	------------------------	---

GPP_H21 / GPP_H20	Boot BIOS Strap Bit	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Boot, Dev0x1, Function0, offset DC0, bit 6).</p> <p>Bit 6 Boot BIOS Destination</p> <p>0 SPI (Default)</p> <p>1 LPC</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.Option 1 (LPC) is selected. BIOS may still be placed on LPC, but all platforms are required to save SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot.Boot BIOS Destination select to LPC by functional strap during Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or integrated CPU LAN.This signal is in the primary well.
-------------------	---------------------	--------------------------	--

GPP_C5 / SMBALERT#	eSPI or LPC	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = LPC is selected (for DCI). (Default)</p> <p>1 = eSPI is selected (for DCI).</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after RSMRST# de-asserts.This signal is in the primary well. <p>Warning: If this strap is configured to '0' (eSPI is disabled), the eSPI Flash Sharing Mode strap must be configured to '0' as well (SAFS is disabled).</p>
--------------------	-------------	------------------------	--

SPI0_MOSI	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
-----------	----------	------------------------	---

GPP_D12 / SPI0_MOSI / GPP_H20	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
-------------------------------	----------	------------------------	---

GPP_B23 / SMBALERT# / PCHHOT#	Intel® DCI-OOB	Rising edge of RSMRST#	<p>This signal has an internal pull-down.</p> <p>0 = Disable Intel® DCI-OOB (Default)</p> <p>1 = Enable Intel® DCI-OOB</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after RSMRST# de-asserts.When used as PCHHOT# and strap low, a 150K pull-up is needed to ensure it does not override the internal pull-down strap sampling.This signal is in the primary well.
-------------------------------	----------------	------------------------	---

SPI0_IO2	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
----------	----------	------------------------	---

SPI0_IO3	Reserved	Rising edge of RSMRST#	<p>External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
----------	----------	------------------------	---

HDA_SDO / I2SB_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable security measures defined in the Flash Descriptor. (Default)</p> <p>1 = Disable Flash Descriptor Security (optional). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.This signal is in the primary well.
--------------------	------------------------------------	--------------------------	---

GPP_B19 / ISK_SPI_DATA / CNV_BT_SEL	Display Port C Detected	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>0 = Port B is not detected. (Default)</p> <p>1 = Port B is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.This signal is in the primary well.
-------------------------------------	-------------------------	--------------------------	--

GPP_E21 / DOPC_CTLDATA	Display Port C Detected	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>0 = Port C is not detected. (Default)</p> <p>1 = Port C is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.This signal is in the primary well.
------------------------	-------------------------	--------------------------	--

GPP_E23 / DOPC_CTLDATA	Display Port D Detected	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>0 = Port D is not detected. (Default)</p> <p>1 = Port D is detected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.This signal is in the primary well.
------------------------	-------------------------	--------------------------	--

GPP_H17	Reserved	Rising edge of PCH_PWRON	<p>This signal has a weak internal pull-down.</p> <p>This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PCH_PWRON is high.This signal is in the primary well.
---------	----------	--------------------------	---

GPP_H21	XTAL Frequency Select	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>An external pull-up is required on this strap since 38.4 KHz XTAL is not supported on the PCH.</p> <p>0 = 38.4 KHz XTAL frequency selected. (Default)</p> <p>1 = 24MHz XTAL frequency selected.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after RSMRST# de-asserts.This signal is in the primary well.
---------	-----------------------	------------------------	--

GPP_F6 / CNV_Rst_DT	M2 CNV Mode Select	Rising edge of RSMRST#	<p>A weak external pull-up is required.</p> <p>0 = Integrated CNV enable.</p> <p>1 = Integrated CNV disable.</p> <p>Notes:</p> <p>When a R/F companion chip is connected to the PCH CNV interface, the device internal pull-down resistor will pull the strap low to enable CNV interface.</p>
---------------------	--------------------	------------------------	---

INPUT3VSEL	3.0V Select	Input pin must always be driven to a valid logic level	<p>External pull-up or pull-down is required</p> <p>0 = 3.3V supply is 3.3V +/- 5%.</p> <p>1 = 3.3V supply is 3.0V +/- 5%.</p> <p>Notes:</p> <p>This strap should only be used for specific targeted IS battery systems.</p>
------------	-------------	--	---

GPD7	Reserved	Rising edge of DSW_PWRON	<p>External pull-up is required. Recommend 100K.</p> <p>This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.</p>
------	----------	--------------------------	--

GPP_H23	eSPI Flash Sharing Mode	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Master Attached Flash Sharing (MAFS) enabled (Default)</p> <p>1 = Slave Attached Flash Sharing (SAFS) enabled.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after RSMRST# de-asserts.This signal is in the primary well. <p>Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or a PC strap is configured to '0' (eSPI is disabled).</p>
---------	-------------------------	------------------------	---

SMBALERT# / PCHHOT# / GPP_B23			<p>*If USB 1.0 Port 1 is used for 4-wire DCI-OOB (BSSB), alternate functionality is also used on the pin, pull up to V3.35 with >100K resistor to avoid noise.</p> <p>*If USB 3.1 Port 1 is used for DCI-OOB (BSSB) 4-wire BSSB, and NO alternate functionality is used, leave float.</p> <p>*If DCI-OOB (BSSB) 2+2 functionality is used, pull up to V3.35 with a 4.7K resistor.</p>
-------------------------------	--	--	--



6.4.5 PCH PCI Express® Impedance Compensation Guidelines



Table 6-10. PCH PCI Express® Compensation Routing Guidelines

Bluetooth USB host bus (positive) for standard CNV. Optional to connect to a Bluetooth USB+ pin on the Bluetooth module. Port 10 is the recommended port but other USB2 ports can be selected for this function.

Document Number: 566439 Ver 2.0


Figure 6-2. Supported PCH PCI Express* Link Configurations

Table 1-3. PCH HSIO Detail





[illegible]

SSID = PCH

24,63,68,89,91 PLT_RST# <<<
>>>
24 RSMRST#_KBC >>>
45,53,72 PWR_3D3V_PG >>>
24,40 ALL_SYS_PWRGD >>>
24 SYS_PWROK >>>
40 PCH_PWROK >>>
24,63 PCIE_WAKE# <<<
>>>
24,40,53,60 PM_SLP_S3# <<<
24,40,51 PM_SLP_S4# <<<
24 PM_PWRBTN# >>>
24 AC_PRESENT >>>
15 INPUT3VSEL >>>



PLT_RST# BJ35
XDP_DBRESET# CN10
PM_RSMRST# BR36
H_CPUPWRGD AR2
VCCST_PWRGD BJ2
SYS_PWROK CR10
PM_PCH_PWROK BP31
PCH_DPWROK BP30
PCIE_WAKE# BU30
LAN_WAKE# BU32
GPD11/LANPHYC BU34




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	CPU (PMU)
Size	Custom
Document Number	Woody_WL/Slinky_WL
Date	Friday, September 07, 2018
Sheet	17 of 106
Rev	-1m

SSID = PCH

- 27 HDA_SYNC_CODEEC <<---
- 27 HDA_BITCLK_CODEEC <<---
- 15 HDA_SDOUT_CPU >>---
- 27 HDA_SDOUT_CODEEC <<---
- 24 ME_UNLOCK <<---
- 27 HDA_SDIN0_CPU >>---
- 15,27 HDA_SPKR <<---
- 61 BT_PCMFRM_RSTN <<---
- 61 BT_PCMOUT_CLKREQ0 <<---




Wistron Confidential document, Anyone can not
duplicate, Modify, Forward or any other purpose
application without get Wistron permission

Title		CPU (HDA/I2S/SD/DMIC)	
Size		Woody_WL/Slinky_WL	
Date:		Friday, September 07, 2018	
Sheet		19 of 106	
Rev		-1m	


SSID = PCH

15 NRB_BIT
25 RTC_DET#
15 GPP_B22_GSP11_MOSI
68 LPSS_UART2_RXD
68 LPSS_UART2_TXD
68 LPSS_UART2_RTS#
68 LPSS_UART2_CTS#
65 PM_TP_DATA
65 PM_TP_CLK
24.55 TS_I2C0_SDA_CON
24.55 TS_I2C0_SCL_CON
15 GPP_D12
55 TOUCH_S_RST#
55 TOUCH_DET#
61 CNV_BRI_RSP
61 CNV_RGI_DT_R
61 CNV_BRI_DT_R
61 CNV_RGI_RSP
15.20 CNV_RGI_DT
15.20 CNV_RGI_DT
91 PIRQA#




Touch Panel

Touch Pad



Close to PCH

Pass Word Clear



Vendor	CONFIG4	CONFIG3	CONFIG2	CONFIG1	WISTRON PN	Vendor PN	Capacity	DDP/SDP
HYNIX	0	0	0	0	KN.8GB0G.049	H5AN8G6NAFR-UHC	8Gb	SDP
MICRON	0	0	0	1	KN.8GB04.013	MT40A512M16JY-083E:B	8Gb	SDP
SAMSUNG	0	0	1	0	KN.8GB0B.048	K4A8G165WB-BCRC	8Gb	SDP
HYNIX	0	0	1	1	KN.0040G.015	H5AN4G6NAFR-TFC	4Gb	SDP
HYNIX	0	1	0	0	KN.0040G.016	H5AN4G6NAFR-UHC	4Gb	SDP
MICRON	0	1	0	1	KN.00404.010	MT40A256M16GE-083E:B	4Gb	SDP
SAMSUNG	0	1	1	0	KN.0040B.014	K4A4G165WE-BCRC	4Gb	SDP
HYNIX	0	1	1	1	KN.0160G.010	H5ANAG6NAMR-UHC	16Gb	SDP
MICRON	1	0	0	0	KN.01604.001	MT40A1G16WBU-083E:B	16Gb	DDP
MICRON	1	0	0	1	KN.8GB04.027	MT40A512M16LY-075E:LF+HF	8Gb	SDP
HYNIX	1	0	1	0	KN.8GB0G.061	H5AN8G6NCJR-VKC LF+HF	8Gb	SDP
MICRON	1	0	1	1	KN.01604.003	MT40A1G16KNR-075E:LF+HF	16Gb	DDP

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
Title	CPU (UART/I2C/ISH)
Size	Document Number
A3	Woody_WL/Slinky_WL
Date	Friday, September 07, 2018
Sheet	20 of 106

SSID = PCH

Primary Well Group F (1.8 V Only)

Document Number: 566439 Ver.2.0


15 GPP_H21
15 GPP_H23
15 GPD_7

61 CNV_WR_DN0
61 CNV_WR_DP0
61 CNV_WR_DN1
61 CNV_WR_DP1

61 CNV_WT_DN0
61 CNV_WT_DP0
61 CNV_WT_DN1
61 CNV_WT_DP1

61 CNV_WR_CLK_DN
61 CNV_WR_CLK_DP

61 CNV_WT_CLK_DN
61 CNV_WT_CLK_DP



WHISKEY-LAKE-GP
ZZ.00CPU.271

Table 7-23. eMMC RCOMP Routing Guidelines

Signal	Trace Width	Resistor Value	Isolation Spacing	Max Length
EMMC_RCOMP	M1: 0.10mm/4 mils min(breakout); typically 0.203-0.305mm/ 8-12 mils trace. Must maintain low DC resistance of <0.1 Ohm.	200 Ohm +/- 1% external resistor pull down to GND.	At least 0.308mm/12 mils to any adjacent I/O.	NA

Document Number: 575412 Ver 0.8

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>




緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (EMMC/CNVi)	
Size	Document Number	Woody_WL/Slinky_WL		Rev
A4				-1m
Date:	Friday, September 07, 2018	Sheet	21	of 106

SSID = PCH




Voltage Supply	Area	PCH Pins sharing power rail	Value	Size	Quantity	Placement type (8-junway / (E)dge	Place capacitor(s) near ball(s)
V1.05A	VCCA_19P2_1P05	BR12	-	-	-	-	-
	VCCA_OC_1P05	BP14	-	-	-	-	-
	VCCA_SRC_1P05	BU12	-	-	-	-	-
	VCCA_XTAL_1P05	CP5	1uF	0402	1	E	CP5
	VCCDUSB_1P05	CC12	-	-	-	-	-
	VCCPRIM_1P05	BT12, BR14, BR15, BU14, BT22, GP22, BP20, BW16, BW18, BW19, BY16, CA14, BR20, BV20, BT18, BT19, BU18, BU19	1uF	0402	1	E	BP20
	VCCMPHYGTAO_N_1P05	BV12, BW12, BW14, BV12, BY14, BV14	22uF	0603	1	E	BV12
	VCCAMPHYPLL_1P05	BV2	1uF	0402	1	E	BV2
V1.05A / V0.75A	VCCPRIM_COR E	BU15, BU22, BV15, BV16, BV18, BV19, BV20, BV22, BW20, BW22, CA12, CA16, CA18, CA19, CA20, CB12, CB14, CB15	1uF	0402	1	E	BV18, Note 1
Voltage Supply	Area	PCH Pins sharing power rail	Value	Size	Quantity	Placement type (8-junway / (E)dge	Place capacitor(s) near ball(s)
V1.8A	VCCPRIM_1PB	CC18, CC19, CD18, CD19, CP23, CC15, CD15, CD16, CP17	1uF	0402	1	E	CP17
			1uF	0402	1	E	CP23, Note 1
V3.3A	VCCPRIM_3P3	CB22, CB23, CC22, CC23, CD22, CD23, CP19, BW23, BP23, CB16	0.1uF	0402	1	E	CP29, Note 1
			1uF	0402	1	E	CP29, Note 1
V3.3A / V1.8A	VCCSPI	BV23	-	-	-	-	-
V3.3A / V1.5A / V1.8A	VCCHDA	BT20	-	-	-	-	-
V3.3DSW	VCCDSW_GPIO	BR24, BT23	1uF	0402	1	E	BR24, Note 1
V3.3RTC	VCCRTC	BR23	1uF	0402	1	E	BR23
			0.1uF	0402	1		
	VCCDSW_1P05	BT24	1uF	0402	1	E	BT24
	VCCRTCEXT	BP24	1uF	0201	1	E	BP24, Note 1
PCH Internal VRM	VCCPHY_1P24	BY23, CA23, CP23, BV24, CA24	4.7uF	0201	1	E	CP25
Supply	Value	Quantity	Type			Notes	
VCCA_XTAL_1P05 (Pin CP5) Note 1, 3	2.2uH	1	Series Inductor 0603			Rated at least 100 mA DCR = 0.33ohm +/- 30%	
	47uF	1	Filter Capacitor 0603			XSR rating capacitor recommended	
VCCAMPHYPLL_1P05 (Pin BV2) Note 1, 3	2.2uH	1	Series Inductor 0603			Rated at least 100 mA DCR = 0.33ohm +/- 30%	
	47uF	1	Filter Capacitor 0603			XSR rating capacitor recommended	

Document Number: 566439 Ver 2.0


Wistron Confidential document, Anyone can not
Duplicate, Modify, Forward or any other purpose
application without get Wistron permission

◀Core Design▶			
緯創資通		Richtek Corporation 21F, R3R, Sec. 1, Hsien Tai Wai Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (PCH-LP PWR&Caps)			
Size Custom	Document Number	Woody_WL/Slinky_WL	Rev 1.0
Date:	Friday, September 07, 2018	Sheet 22	of 101


Main Func = PCH



ZZ.00CPU.271



ZZ.00CPU.271




ZZ.00CPU.271

Main Func = SPI Flash


SPI FLASH ROM (16M byte) for PCH

SPI ROM Equal length need to less than 500mil




072.25128.0D61 MX25L12872FM2I-10G MXIC
072.25128.0B51_W25Q128JVSIOQ _WINBOND

SB-Removed U2502 (20180702)



Main Func = RTC



RTC BATTERY

1st= 023.21212.0001
2nd= 023.22032.0621

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

FILE	Flash(KBC+PCH)/RTC		
SIZE	Occurrence Number	REV	
Custom	Woody WL/Slinky WL	-1m	
Date:	Friday, September 07, 2018	Sheet	25 of 106

24,26,89 FAN1_PWM <<<

```
VD_IN1  trace 10 mli
```

Title			
Thermal 7718/Fan Controllor P2793			
Size	Document Number	Rev	
Custom	Woody WL/Slinky WL	-1m	
Date:	Friday, September 07, 2018	Sheet	26 of 106




SSID = AUDIO

29.89 AUD_SPK1_R_L+ <<<
29.89 AUD_SPK1_R_L- <<<
29.89 AUD_SPK1_R_R+ <<<
29.89 AUD_SPK1_R_R- <<<


19 HDA_BITCLK_CODEC >>>
19 HDA_SYNC_CODEC >>>
19 HDA_SDIN0_CPU <<<
19 HDA_SDOUT_CODEC >>>
29 SML0_DATA_CPU >>>
29 SML0_CLK_CPU <<<
29 SML0_DATA_CON <<<
66.89 AUD_HP1_JACK_L2 <<<
66.89 AUD_HP1_JACK_R2 <<<
66.89 AUD_HP1_ID0 >>>

66.89 RING2 >>>
66.89 SELEEVE <<<



29 Smart_AMP_DOUT >>>
29 Smart_AMP_DIN <<<
29 Smart_AMP_BCLK <<<
29 Smart_AMP_MCLK <<<
29 Smart_AMP_LRCK <<<



R2727 is need to connect. To prevent the beep sound




Closed U2701



<Core Design>

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet 28 of		106

SSD = AUDIO

Amplifiers



27 SML0_CLK_CPU <<>>
 27 SML0_DATA_CPU <<>>
 27 Smart_AMP_MCLK <<>>
 27 Smart_AMP_BCLK <<>>
 27 Smart_AMP_LRCK <<>>
 27 Smart_AMP_DIN <<>>
 27 Smart_AMP_DOUT <<>>
 27 AMP_PD <<>>
 27.89 AUD_SPK1_R_L+ <<>>
 27.89 AUD_SPK1_R_L+ <<>>
 27.89 AUD_SPK1_R_R+ <<>>
 27.89 AUD_SPK1_R_R+ <<>>
 89 OUT_RN_CON <<<<
 89 OUT_RP <<<<
 89 SPK_RINRV <<<<

CCD






16 CCD_USB20_P <<>>
 16 CCD_USB20_N <<>>
 89 CCD_USB20_CON_P <<<<
 89 CCD_USB20_CON_N <<<<

DMIC

27 DMIC_CLK_CON <<>>
 27 DMIC1_DATA_CON <<>>
 27 DMIC2_DATA_CON <<>>
 89 DMIC_CLK_CON_C <<<<
 89 DMIC1_DATA_CON_C <<<<
 89 DMIC2_DATA_CON_C <<<<






Speaker



A. Pin define

Note


MB Connector	CCD connector pin	MIC-R PCB	MIC-L PCB
Pin 1	303V_CAMERA_S0	1	
Pin 2	303V_CAMERA_S0	1	
Pin 3	303V_CAMERA_S0		1
Pin 4	CCD_USB20_CON_N	2	
Pin 5	CCD_USB20_CON_P	3	
Pin 6	GND	4	
Pin 7	DMIC2_DATA_CON	6	
Pin 8	DMIC_CLK_CON	5	
Pin 9	DMIC_CLK_CON		3
Pin 10	DMIC_CLK_CON		3
Pin 11	GND	4	
Pin 12	DMIC1_DATA_CON	2	
Pin 13	DMIC1_DATA_CON		2
Pin 14	GND		4



<Core Design>

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet 30 of 106		

Blanking

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A4

Document Number

Woody_WL/Slinky_WL


Rev
-1m

Date: Friday, September 07, 2018

Sheet 31 of 106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet 32 of		106


Blanking

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	33	of 106

Blanking


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody WL/Slinky WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	34 of	106

USB1




USB2



USB Power enable










High Active 2A



USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+ SuperSpeed RX
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+ SuperSpeed TX



<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File	
USB 3.0	
Size	Document Number
Custom	Woody_WL/Slinky_WL
Date	Friday, September 07, 2018
Sheet	35 of 106
Rev -1m	

24 USB_CHARGER_EN >>>

24 USB_CHAR_SEL >>>

24 USB_CHAR_CT1 >>>

To Connector


35 Charger_USB20_N <<<

35 Charger_USB20_P <<<

To PCH

16 USB2_USB20_N <<<

16 USB2_USB20_P <<<



CTL1	CTL2	CTL3	ILIM_SEL	Mode	Current Limit Setting	Comment
0	0	0	0	Discharge	NA	OUT held low
0	0	0	1	Discharge	NA	
0	0	1	0	DCP_Auto	ILIM_HI	Data Lines Disconnected
0	1	1	X			
0	1	0	0	SDP1	ILIM_LO	Data Lines connected
0	1	0	1		ILIM_HI	
1	0	0	0	DCP Forced Shorted	ILIM_LO	Device Forced to stay in DCP BC 1.2 charging mode
1	0	0	1		ILIM_HI	
1	0	1	0	DCP / Divider1	ILIM_LO	Device Forced to stay in DCP Divider 1 Charging Mode
1	0	1	1		ILIM_HI	
1	1	0	0	SDP1	ILIM_LO	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	
1	1	1	0	SDP2	ILIM_LO	Data Lines Connected
1	1	1	1	CDP ⁽¹⁾	ILIM_HI	

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CHARGER

Size

Custom

Document Number

Woody WL/Slinky WL

Date: Friday, September 07, 2018


Sheet 36 of 106

Rev

-1m


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number Woody_WL/Slinky_WL	Rev -1m
Date: Friday, September 07, 2018		Sheet 37 of 106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number Woody_WL/Slinky_WL	Rev -1m
Date: Friday, September 07, 2018		Sheet 38 of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet 39 of 106		


Power Sequence

26.46	PWR_MVP_PWRGD	>>>
17	PCH_PWROK	<<<
17.24.40.53.60	PM_SLP_S3#	>>>
24	3V_S5_ENABLE	>>>
45	3D3V_EN	<<<
24.45	5V_EN	<<<
24.26	PURE_HW_SHUTDOWN#	>>>
17.24	ALL_SYS_PWRGD	<<<
46	VR_EN	<<<
51	PWR_VDDQ_PG	>>>


Run Power

17.24.51	PM_SLP_S4#	>>>
17.24.40.53.60	PM_SLP_S3#	>>>


Power Sequence



ANNIE Run Power



1126 S1m02
Timing RC for DRAM
VDDQ = 2.5V
2.5V = SLP_S4
VDDQ = 2.5V
Sequence should
S084 =
SLP_S4 > 2.5V > VDDQ > VDDQ > VDDA
S083 =
SLP_S4 > VDDQ > VDDQ > VDDA
S084 = 100K
R4004 = 100K
C4043 = 0.1uF
D0702 = stuff
S083 = 33K
R4004 = 100K
C4043 = 0.1uF
D0702 = stuff



<Core Design>


緯創資通 Wistron Corporation
2/F, 88, Sec.1, Hsin Tai Wu Rd, Hsinchu,
Taichung 321, Taiwan, R.O.C

Power Plane Enable & SEQUENCE

Woody WL/Slinky WL -1m


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number Woody_WL/Slinky_WL	Rev -1m
Date: Friday, September 07, 2018	Sheet 41 of	106



Blanking

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018		Sheet 42	of 106

ANNIE solution

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



<Core Design>

SSID = Charger




Core Design

緯創資通 Wistron Corporation
21F, 8F, Sec. 2, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.

CHARGER HPA02224

Size: 21F, 8F, Sec. 2, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.
Document Number: Woody WLSlinky WL
Date: Friday, September 07, 2019
Rev: -1m


1 PR4560 2 PWR_5V_EN
OR0402-PAD-1-GP



Cyntec. 6.8 x7.3 x 2.4mm
DCR: 11.2~13.5mOhm
Idc : 9A , Isat : 16A

Trace used 10 mil

40 3D3V_EN >>> 1 PH4561 2 PWR_3D3V_EN
0R042-PAD-1-GP
PWR_3D3V_PG <<< PWR_3D3V_PG




Cyntec. 6.8 x7.3 x 2.4mm
DCR: 11.2~13.5mOhm
Idc : 9A , Isat : 16A


IDC:8A

Trace used 10 mil


OFFPAGE




Main Func = CPU_CORE



Main Func = CPU CORE







Vcore	Vin	Bead
-------	-----	------



Vcore Vin Bead



Co-Layer
Close-Gap



<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
382, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 8

POWER (AOZ5038Q_VCORE(2/3))



Number	Rev
Woody_WL/Slinky_WL	-1

Date: Friday, September 07, 2018 Sheet 47 of 106


Main Func = CPU CORE



Co-Layer
Close-Gap





Low Noise MLCC




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power (EE Reserved)			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date:	Friday, September 07, 2018	Sheet 49 of	106





1D8V_S5

$$\begin{aligned} PD &= (V_{in} - V_{out}) \times I_{out} \\ &= (3.3 - 1.8) \times 0.5A = 0.75W \\ PD \text{ de-rating}(\%) &= 0.75W / 1.33W = 56.4\% \end{aligned}$$

1125 Simon
Vendor suggest to replace 74.09025.A3D by 74.09025.D3D

Pin connection diagram for the PU5301 module. The diagram shows a blue PCB with a blue PU5301 module. Red wires connect the module's pins to a power source. Pin 10 is connected to PWR_1D8V_S5_VDD. Pin 9 is connected to PWR_1D8V_S5_PVDD. Pin 8 is connected to PWR_1D8V_S5_EN. Pin 11 is connected to GND. The module's pinout is listed on the right: VPP, NC#1, VIN, VIO#2, VIN, VO#3, VEN, ADJ, POK, and GND. The module is labeled G9661-25ADJRE1U-1P and 074.09661.0033.

$$\begin{aligned} V_{out} &= 0.8 * (1 + R1/R2) \\ &= 0.8 * (1 + 12K7 / 10K) \\ &= 1.816V \end{aligned}$$

TLV70215 for 1D5V_S0
Enable=1.5V
Disable=0.4V

$I_{\text{max}}=300\text{mA}$

Fix Vout=1D5V
Imax=300mA
OCP = 400mA

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Title	POWER (G5416_VDDQ/VTT/NPP)
-------	-----------------------------------

Size Custom	Document Number Woody_WL/Slinky_WL	Rev -1m
----------------	--	-------------------

Date: Friday, September 07, 2018 Sheet 53 of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	54 of	106

24 MODEL_ID_AD <<< -----

4 eDP_AUX_CPU_P <<< -----

4 eDP_AUX_CPU_N <<< -----

4 eDP_TX_CPU_P0 <<< -----

4 eDP_TX_CPU_N0 <<< -----

4 eDP_TX_CPU_P1 <<< -----

4 eDP_TX_CPU_N1 <<< -----

18,24,70,72 SML1_DATA <<< -----

18,24,70,72 SML1_CLK <<< -----

3 TOUCH_INT# <<< -----

24 TOUCH_EN <<< -----

20 TOUCH_DET# <<< -----

4 eDP_VDDEN_CPU <<< -----

24 BLON_OUT <<< -----

4 eDP_HPD_CPU <<< -----

4 eDP_BLCtrl_CPU <<< -----

16 TS_USB20_P <<< -----

16 TS_USB20_N <<< -----

20,24 TS_I2C0_SDA_CON <<< -----

20,24 TS_I2C0_SCL_CON <<< -----

20 TOUCH_S_RST# <<< -----

89 eDP_HPD_CON <<< -----

89 eDP_BLEN_CON <<< -----

89 eDP_BLCtrl_CON <<< -----

89 TOUCH_DET#_R <<< -----

89 5V_TS_S0 <<< -----

89 eDP_TX_CON_P0 <<< -----

89 eDP_TX_CON_N0 <<< -----

89 eDP_TX_CON_P1 <<< -----


89 eDP_TX_CON_N1 <<< -----

89 eDP_AUX_CON_P <<< -----


89 eDP_AUX_CON_N <<< -----

89 TOUCH_INTR# <<< -----


Main Func = LCD




20.K0809.040
2nd = 20.K0678.040
3rd = 020.K0160.0040




FOR G-SENSOR




To PCH
To EC



Inverter Power



Touch panel Power




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD CONN			
Size Custom	Document Number	Rev	
Woody_WL/Slinky_WL		-1m	
Date:	Friday, September 07, 2018	Sheet 55	of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date:	Friday, September 07, 2018	Sheet 56 of	106

SSID = VIDEO

HDMI CONN

HDMI Level Shifter & CONNECTOR

4 HDMI_DDI_TX_P0
4 HDMI_DDI_TX_N0
4 HDMI_DDI_TX_P1
4 HDMI_DDI_TX_N1
4 HDMI_DDI_TX_P2
4 HDMI_DDI_TX_N2
4 HDMI_DDI_TX_P3
4 HDMI_DDI_TX_N3

4 HDMI_SCL_CPU
4 HDMI_SDA_CPU
4 HDMI_DET_CPU

89 HDMI_DDI_TX_CON_N3
89 HDMI_DDI_TX_CON_P3
89 HDMI_DDI_TX_CON_P0
89 HDMI_DDI_TX_CON_N0
89 HDMI_DDI_TX_CON_P1
89 HDMI_DDI_TX_CON_N1
89 HDMI_DDI_TX_CON_P2
89 HDMI_DDI_TX_CON_N2

89 HDMI_CLK_CON
89 HDMI_DATA_CON
89 HDMI_DET_CON

303V_S0
4K7R2J-L-GP
DY
1 R5727 PS8201_EN

303V_S0
4K7R2J-L-GP
LS
1 R5728 PS8201_DDCBUF

303V_S0
4K7R2J-L-GP
DY
1 R5731

303V_S0
4K7R2J-L-GP
DY
1 R5713 PS8201_PRE

303V_S0
4K7R2J-L-GP
DY
1 R5714



303V_S0
4K7R2J-L-GP
LS
1 R5724 PS8201_CFG

303V_S0
4K7R2J-L-GP
LS
1 R5726 PS8201_EQ

303V_S0
4K7R2J-L-GP
DY
1 R5709


303V_S0
4K7R2J-L-GP
DY
1 R5730 PS8201_ISET

303V_S0
4K7R2J-L-GP
DY
1 R5712



HDMI_DDI_TX_P0 LS C5724 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_P0_C
HDMI_DDI_TX_N0 LS C5723 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_N0_C
HDMI_DDI_TX_P1 LS C5726 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_P1_C
HDMI_DDI_TX_N1 LS C5725 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_N1_C
HDMI_DDI_TX_P2 LS C5728 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_P2_C
HDMI_DDI_TX_N2 LS C5727 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_N2_C
HDMI_DDI_TX_P3 LS C5722 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_P3_C
HDMI_DDI_TX_N3 LS C5721 1 SCD1U16V2KX-L-GP HDMI_DDI_TX_N3_C

PS8201_EN 13
PS8201_DDCBUF 14
PS8201_EQ 17
PS8201_CFG 23
PS8201_REXT 18
105V_S0 12
303V_S0 15
PS8201_ISET 34



5V_HDMI_S0
D5701 BAW56-9-GP-U
75.00056.07D
2nd = 83.00056.Y11

5V_HDMI_S0
RN5701 SRN2K2J-5-GP



303V_S0
11 VDD33
40 VDD15
19 VDD15
20 VDD15
31 VDD15

U5701
OUT_CKN 21
OUT_CKP 22
OUT_D0P 25
OUT_D0N 26
OUT_D1P 27
OUT_D1N 28
OUT_D2P 29
OUT_D2N 30
SCL_SNK 32
SDA_SNK 33
HPD_SNK 34
SCL_SRC 38
SDA_SRC 39
HPD_SRC 40
I2C_CTL_EN 8
I2C_CTL_EN 16
PRE 16
PD# 36
GND 35
GND 41

PS8201_EN 13
PS8201_DDCBUF 14
PS8201_EQ 17
PS8201_CFG 23
PS8201_REXT 18
105V_S0 12
303V_S0 15
PS8201_ISET 34

PS8201A10FN406TR2-A0-GP
71.08201.003
LS

5V_HDMI_S0
C5733
DY SCD1U16V2KX-L-GP
POLYSW-105V-9-GP-U
69.48001.081
2ND = 69.50011.081



5V_HDMI_S0
C5713
C5712
C5714
DY
S5701
S5702
S5703
S5704
S5705
S5706
S5707
S5708
S5709
S5710
S5711
S5712
S5713
S5714
S5715
S5716
S5717
S5718
S5719
S5720
S5721
S5722
S5723
S5724
S5725
S5726
S5727
S5728
S5729
S5730
S5731
S5732
S5733
S5734
S5735
S5736
S5737
S5738
S5739
S5740
S5741
S5742
S5743
S5744
S5745
S5746
S5747
S5748
S5749
S5750
S5751
S5752
S5753
S5754
S5755
S5756
S5757
S5758
S5759
S5760
S5761
S5762
S5763
S5764
S5765
S5766
S5767
S5768
S5769
S5770
S5771
S5772
S5773
S5774
S5775
S5776
S5777
S5778
S5779
S5780
S5781
S5782
S5783
S5784
S5785
S5786
S5787
S5788
S5789
S5790
S5791
S5792
S5793
S5794
S5795
S5796
S5797
S5798
S5799
S5800
S5801
S5802
S5803
S5804
S5805
S5806
S5807
S5808
S5809
S5810
S5811
S5812
S5813
S5814
S5815
S5816
S5817
S5818
S5819
S5820
S5821
S5822
S5823
S5824
S5825
S5826
S5827
S5828
S5829
S5830
S5831
S5832
S5833
S5834
S5835
S5836
S5837
S5838
S5839
S5840
S5841
S5842
S5843
S5844
S5845
S5846
S5847
S5848
S5849
S5850
S5851
S5852
S5853
S5854
S5855
S5856
S5857
S5858
S5859
S5860
S5861
S5862
S5863
S5864
S5865
S5866
S5867
S5868
S5869
S5870
S5871
S5872
S5873
S5874
S5875
S5876
S5877
S5878
S5879
S5880
S5881
S5882
S5883
S5884
S5885
S5886
S5887
S5888
S5889
S5890
S5891
S5892
S5893
S5894
S5895
S5896
S5897
S5898
S5899
S5900
S5901
S5902
S5903
S5904
S5905
S5906
S5907
S5908
S5909
S5910
S5911
S5912
S5913
S5914
S5915
S5916
S5917
S5918
S5919
S5920
S5921
S5922
S5923
S5924
S5925
S5926
S5927
S5928
S5929
S5930
S5931
S5932
S5933
S5934
S5935
S5936
S5937
S5938
S5939
S5940
S5941
S5942
S5943
S5944
S5945
S5946
S5947
S5948
S5949
S5950
S5951
S5952
S5953
S5954
S5955
S5956
S5957
S5958
S5959
S5960
S5961
S5962
S5963
S5964
S5965
S5966
S5967
S5968
S5969
S5970
S5971
S5972
S5973
S5974
S5975
S5976
S5977
S5978
S5979
S5980
S5981
S5982
S5983
S5984
S5985
S5986
S5987
S5988
S5989
S5990
S5991
S5992
S5993
S5994
S5995
S5996
S5997
S5998
S5999
S6000
S6001
S6002
S6003
S6004
S6005
S6006
S6007
S6008
S6009
S6010
S6011
S6012
S6013
S6014
S6015
S6016
S6017
S6018
S6019
S6020
S6021
S6022
S6023
S6024
S6025
S6026
S6027
S6028
S6029
S6030
S6031
S6032
S6033
S6034
S6035
S6036
S6037
S6038
S6039
S6040
S6041
S6042
S6043
S6044
S6045
S6046
S6047
S6048
S6049
S6050
S6051
S6052
S6053
S6054
S6055
S6056
S6057
S6058
S6059
S6060
S6061
S6062
S6063
S6064
S6065
S6066
S6067
S6068
S6069
S6070
S6071
S6072
S6073
S6074
S6075
S6076
S6077
S6078
S6079
S6080
S6081
S6082
S6083
S6084
S6085
S6086
S6087
S6088
S6089
S6090
S6091
S6092
S6093
S6094
S6095
S6096
S6097
S6098
S6099
S6100
S6101
S6102
S6103
S6104
S6105
S6106
S6107
S6108
S6109
S6110
S6111
S6112
S6113
S6114
S6115
S6116
S6117
S6118
S6119
S6120
S6121
S6122
S6123
S6124
S6125
S6126
S6127
S6128
S6129
S6130
S6131
S6132
S6133
S6134
S6135
S6136
S6137
S6138
S6139
S6140
S6141
S6142
S6143
S6144
S6145
S6146
S6147
S6148
S6149
S6150
S6151
S6152
S6153
S6154
S6155
S6156
S6157
S6158
S6159
S6160
S6161
S6162
S6163
S6164
S6165
S6166
S6167
S6168
S6169
S6170
S6171
S6172
S6173
S6174
S6175
S6176
S6177
S6178
S6179
S6180
S6181
S6182
S6183
S6184
S6185
S6186
S6187
S6188
S6189
S6190
S6191
S6192
S6193
S6194
S6195
S6196
S6197
S6198
S6199
S6200
S6201
S6202
S6203
S6204
S6205
S6206
S6207
S6208
S6209
S6210
S6211
S6212
S6213
S6214
S6215
S6216
S6217
S6218
S6219
S6220
S6221
S6222
S6223
S6224
S6225
S6226
S6227
S6228
S6229
S6230
S6231
S6232
S6233
S6234
S6235
S6236
S6237
S6238
S6239
S6240
S6241
S6242
S6243
S6244
S6245
S6246
S6247
S6248
S6249
S6250
S6251
S6252
S6253
S6254
S6255
S6256
S6257
S6258
S6259
S6260
S6261
S6262
S6263
S6264
S6265
S6266
S6267
S6268
S6269
S6270
S6271
S6272
S6273
S6274
S6275
S6276
S6277
S6278
S6279
S6280
S6281
S6282
S6283
S6284
S6285
S6286
S6287
S6288
S6289
S6290
S6291
S6292
S6293
S6294
S6295
S6296
S6297
S6298
S6299
S6300
S6301
S6302
S6303
S6304
S6305
S6306
S6307
S6308
S6309
S6310
S6311
S6312
S6313
S6314
S6315
S6316
S6317
S6318
S6319
S6320
S6321
S6322
S6323
S6324
S6325
S6326
S6327
S6328
S6329
S6330
S6331
S6332
S6333
S6334
S6335
S6336
S6337
S6338
S6339
S6340
S6341
S6342
S6343
S6344
S6345
S6346
S6347
S6348
S6349
S6350
S6351
S6352
S6353
S6354
S6355
S6356
S6357
S6358
S6359
S6360
S6361
S6362
S6363
S6364
S6365
S6366
S6367
S6368
S6369
S6370
S6371
S6372
S6373
S6374
S6375
S6376
S6377
S6378
S6379
S6380
S6381
S6382
S6383
S6384
S6385
S6386
S6387
S6388
S6389
S6390
S6391
S6392
S6393
S6394
S6395
S6396
S6397
S6398
S6399
S6400
S6401
S6402
S6403
S6404
S6405
S6406
S6407
S6408
S6409
S6410
S6411
S6412
S6413
S6414
S6415
S6416
S6417
S6418
S6419
S6420
S6421
S6422
S6423
S6424
S6425
S6426
S6427
S6428
S6429
S6430
S6431
S6432
S6433
S6434
S6435
S6436
S6437
S6438
S6439
S6440
S6441
S6442
S6443
S6444
S6445
S6446
S6447
S6448
S6449
S6450
S6451
S6452
S6453
S6454
S6455
S6456
S6457
S6458
S6459
S6460
S6461
S6462
S6463
S6464
S6465
S6466
S6467
S6468
S6469
S6470
S6471
S6472
S6473
S6474
S6475
S6476
S6477
S6478
S6479
S6480
S6481
S6482
S6483
S6484
S6485
S6486
S6487
S6488
S6489
S6490
S6491
S6492
S6493
S6494
S6495
S6496
S6497
S6498
S6499
S6500
S6501
S6502
S6503
S6504
S6505
S6506
S6507
S6508
S6509
S6510
S6511
S6512
S6513
S6514
S6515
S6516
S6517
S6518
S6519
S6520
S6521
S6522
S6523
S6524
S6525
S6526
S6527
S6528
S6529
S6530
S6531
S6532
S6533
S6534
S6535
S6536
S6537
S6538
S6539
S6540
S6541
S6542
S6543
S6544
S6545
S6546
S6547
S6548
S6549
S6550
S6551
S6552
S6553
S6554
S6555
S6556
S6557
S6558
S6559
S6560
S6561
S6562
S6563
S6564
S6565
S6566
S6567
S6568
S6569
S6570
S6571
S6572
S6573
S6574
S6575
S6576
S6577
S6578
S6579
S6580
S6581
S6582
S6583
S6584
S6585
S6586
S6587
S6588
S6589
S6590
S6591
S6592
S6593
S6594
S6595
S6596
S6597
S6598
S6599
S6600
S6601
S6602
S6603
S6604
S6605
S6606
S6607
S6608
S6609
S6610
S6611
S6612
S6613
S6614
S6615
S6616
S6617
S6618
S6619
S6620
S6621
S6622
S6623
S6624
S6625
S6626
S6627
S6628
S6629
S6630
S6631
S6632
S6633
S6634
S6635
S6636
S6637
S6638
S6639
S6640
S6641
S6642
S6643
S6644
S6645
S6646
S6647
S6648
S6649
S6650
S6651
S6652
S6653
S6654
S6655
S6656
S6657
S6658
S6659
S6660
S6661
S6662
S6663
S6664
S6665
S6666
S6667
S6668
S6669
S6670
S6671
S6672
S6673
S6674
S6675
S6676
S6677
S6678
S6679
S6680
S6681
S6682
S6683
S6684
S6685
S6686
S6687
S6688
S6689
S6690
S6691
S6692
S6693
S6694
S6695
S6696
S6697
S6698
S6699
S6700
S6701
S6702
S6703
S6704
S6705
S6706
S6707
S6708
S6709
S6710
S6711
S6712
S6713
S6714
S6715
S6716
S6717
S6718
S6719
S6720
S6721
S6722
S6723
S6724
S6725
S6726
S6727
S6728
S6729
S6730
S6731
S6732
S6733
S6734
S6735
S6736
S6737
S6738
S6739
S6740
S6741
S6742
S6743
S6744
S6745
S6746
S6747
S6748
S6749
S6750
S6751
S6752
S6753
S6754
S6755
S6756
S6757
S6758
S6759
S6760
S6761
S6762
S6763
S6764
S6765
S6766
S6767
S6768
S6769
S6770
S6771
S6772
S6773
S6774
S6775
S6776
S6777
S6778
S6779
S6780
S6781
S6782
S6783
S6784
S6785
S6786
S6787
S6788
S6789
S6790
S6791
S6792
S6793
S6794
S6795
S6796
S6797
S6798
S6799
S6800
S6801
S6802
S6803
S6804
S6805
S6806
S6807
S6808
S6809
S6810
S6811
S6812
S6813
S6814
S6815
S6816
S6817
S6818
S6819
S6820
S6821
S6822
S6823
S6824
S6825
S6826
S6827
S6828
S6829
S6830
S6831
S6832
S6833
S6834
S6835
S6836
S6837
S6838
S6839
S6840
S6841
S6842
S6843
S6844
S6845
S6846
S6847
S6848
S6849
S6850
S6851
S6852
S6853
S6854
S6855
S6856
S6857
S6858
S6859
S6860
S6861
S6862
S6863
S6864
S6865
S6866
S6867
S6868
S6869
S6870
S6871
S6872
S6873
S6874
S6875
S6876
S6877
S6878
S6879
S6880
S6881
S6882
S6883
S6884
S6885
S6886
S6887
S6888
S6889
S6890
S6891
S6892
S6893
S6894
S6895
S6896
S6897
S6898
S6899
S6900
S6901
S6902
S6903
S6904
S6905
S6906
S6907
S6908
S6909
S6910
S6911
S6912
S6913
S6914
S6915
S6916
S6917
S6918
S6919
S6920
S6921
S6922
S6923
S6924
S6925
S6926
S6927
S6928
S6929
S6930
S6931
S6932
S6933
S6934
S6935
S6936
S6937
S6938
S6939
S6940
S6941
S6942
S6943
S6944
S6945
S6946
S6947
S6948
S6949
S6950
S6951
S6952
S6953
S6954
S6955
S6956
S6957
S6958
S6959
S6960
S6961
S6962
S6963
S6964
S6965
S6966
S6967
S6968
S6969
S6970
S6971
S6972
S6973
S6974
S6975
S6976
S6977
S6978
S6979
S6980
S6981
S6982
S6983
S6984
S6985
S6986
S6987
S6988
S6989
S6990
S6991
S6992
S6993
S6994
S6995
S6996
S6997
S6998
S6999
S7000
S7001
S7002
S7003
S7004
S7005
S7006
S7007
S7008
S7009
S7010
S7011
S7012
S7013
S7014
S7015
S7016
S7017
S7018
S7019
S7020
S7021
S7022
S7023
S7024
S7025
S7026
S7027
S7028
S7029
S7030
S7031
S7032
S7033
S7034
S7035
S7036
S7037
S7038
S7039
S7040
S7041
S7042
S7043
S7044
S7045
S7046
S7047
S7048
S7049
S7050
S7051
S7052
S7053
S7054
S7055
S7056
S7057
S7058
S7059
S7060
S7061
S7062
S7063
S7064
S7065
S7066
S7067
S7068
S7069
S7070
S7071
S7072
S7073
S7074
S7075
S7076
S7077
S7078
S7079
S7080
S7081
S7082
S7083
S

Blanking

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A	Document Number Woody_WL/Slinky_WL		Rev -1m
Date:	Friday, September 07, 2018		Sheet 58 of 106



Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DVI(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Woody_WL/Slinky_WL</div>	Rev <div>-1m</div>
Date: Friday, September 07, 2018		Sheet 59 of 106

SATA HDD Connector






<div style="text-align: center;">  </div>		<Core Design>	
		<div style="text-align: center;">  </div>	
Title		HDD	
Size A3	Document Number		
Date		Wood	
Date		Friday, September 07, 2018	


SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



CNVi only



062.10007.0161
2ND = 062.10003.0401



NON-IOAC




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Mini Card-WLAN
Size Custom
Date Friday, September 07, 2018
Sheet 61 of 106
Rev -1m

Blanking



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	62 of	106

SSID = mSATA

Mini Card Connector(mSATA)

16 SSD_DEVSLP <<< _____
 17,24 PCIE_WAKE# <<< _____
 18 SSD1_CLKREQ_CPU_N <<< _____
 17,24,68,89,91 PLT_RST# >>> _____
 16 SSD1_PEDET <<< _____
 18 SSD1_CLK_CPU_P >>> _____
 18 SSD1_CLK_CPU_N >>> _____
 16 SSD_PCIE_TX_P16 >>> _____
 16 SSD_PCIE_TX_N16 >>> _____
 16 SSD_PCIE_RX_N16 >>> _____
 16 SSD_PCIE_RX_P16 >>> _____
 16 SSD_PCIE_TX_P15 >>> _____
 16 SSD_PCIE_TX_N15 >>> _____
 16 SSD_PCIE_RX_N15 >>> _____
 16 SSD_PCIE_RX_P15 >>> _____



Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF ²	None	None ³

Notes:

- Design Constraint: For PCIe only application, refer to the PCIe guidelines for details.
- Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the 10 nF capacitor on Rx can be removed if DC coupled ODDs / devices are NOT used.
- Design Constraint: For PCIe* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraint: For PCIe* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
- Design Constraints, Required: Refer Chapter 3, "General Differential Signals Design Guidelines" " along with the additional guidelines in this section for all design optimization guidelines.
- Design Constraint: For PCIe* lane that needs to support either **PCIe* Gen2 devices** or **PCIe* Gen3 devices**, follow the PCIe* Gen 3/ SATA multiplexed configuration where the motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface ¹	Port Configuration ²
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD - SATA	N/A
1	GND	N/C	GND	GND	SSD - PCIe	N/A

Pin define from PCH and socket side.


	High (1)	Low (0)
PCH GPIO	SATA	PCIe
M.2 CONFIG_1	PCIe**	SATA

** Native: Internal Pull-Up (15k-40k) when function.

<Core Design>






Blanking

<Core Design>



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018		Sheet 64	of 106

SSID = KBC

24,89 KSI[0..7] >>> _____
24,89 KSO[0..17] <<< _____
24 EC_TCLK <<> _____
24 EC_TPDATA <<> _____
24,89 FUN_OFF# >>> _____
3 TP_IN# <<< _____
24 EC_TP_IN# <<< _____
20 PM_TP_CLK <<> _____
20 PM_TP_DATA <<> _____
24 KB_BL_PWM >>> _____
24 KB_BL_DET <<< _____
89 EC_TP_CLK_C <<> _____
89 EC_TP_DATA_C <<> _____
89 I2C1_DATA_TP <<> _____
89 I2C1_CLK_TP <<> _____
89 TP_IN#_R <<> _____



Internal Keyboard Connector




1	NC	2	NC	3	C08	4	C07	5	C06	6	C05	7	C04	8	C03	9	C02	10	C01	11	R16	12	R15	13	R14	14	R13	15	R12	16	R11	17	R10	18	R09	19	R08	20	R07	21	R06	22	R05	23	R04	24	R03	25	R02	26	R01	27	R18	28	R17
---	----	---	----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	---	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----	----	-----





C08	16	2		25	4				21	23	37	75	26	17	38	49	181	97
C07		14					62	131	49	50	61	129	41	94	90		74	10
C06		31					68	132	34	51	53	48	54	25	80	40	181	41
C05		38	57					115	25	36	32	130	83		42	29	65	8
C04	46	16			127	18		22	30	19	24	189	39	27	45	43	99	2
C03	1			58		7	82	5	6	8	38	94	25	11	13	15	12	98
C02		112	44			113		33	7	9	119	185	18	123	124	126	106	99
C01	59	110			17	114		116	117	118	120	96	119	122	79	86	95	184
	R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16	R17	R18

SSID = User.Interface

24,89 STDBY_LED >>>
 24,89 POWER_LED >>>
 24,89 CHARGE_LED >>>
 24,89 DC_BATFULL >>>
 24 Value+ <<<
 24 Value- <<<
 24 LID_CLOSE# <<<
 24 LID_CLOSE2# <<<
 16,89 USB4_USB20_N <<<
 16,89 USB4_USB20_P <<<
 16,89 CARD1_USB20_N <<<
 16,89 CARD1_USB20_P <<<
 43 BAT_RST <<<
 24,89 KBC_PWRBTN# <<<
 24,35 USB_PWR_EN >>>
 27,66,89 RING2 >>>
 27,66,89 RING2 >>>
 27,66,89 SELEEVE >>>
 27,66,89 SELEEVE >>>
 27,89 AUD_HP1_JACK_R2 <<<
 27,89 AUD_HP1_JACK_L2 <<<
 27,89 AUD_HP1_JD# <<<



Close connector





<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
LED Bard/Power Button	
Size: Custom	Rev: -1m
Date: Friday, September 07, 2018	Sheet: 66 of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A4	Woody_WL/Slinky_WL		-1m
Date:	Friday, September 07, 2018		Sheet 67 of 106



D

C

B


A

D

C

B

A






Title			
HDD_G_Sensor			
Size	Document Number	Rev	
Custom	Woody_WL/Slinky_WL	-1m	
Date:	Friday, September 07, 2018	Sheet 69 of	106



106

Blanking










<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Reserved		
Size A4	Document Number Woody_WL/Slinky_WL	Rev -1m
Date: Friday, September 07, 2018		Sheet 71 of 106








ESD 3.0




ESD 2.0 & CC



Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number Woody WL/Slinky WL		Rev -1m
Date: Friday, September 07, 2018	Sheet 75 of		106


Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU_PEG(Reserved)					
Size	Project Name				Rev
	Woody_WL/Slinky_WL				-1m
Date: Friday, September 07, 2018			Sheet 76 of 106		

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title GPU_DIGITALOUT(Reserved)		
Size A4	Document Number Woody_WL/Slinky_WL	Rev -1m
Date: Friday, September 07, 2018		Sheet 77 of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Project Name		Rev
	Woody_WL/Slinky_WL		-1m
Date:	Friday, September 07, 2018	Sheet 78 of 106	


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU_GPIO/STRAP(Reserved)			
Size	Project Name Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018		Sheet 79	of 106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU_POWER/GND(Reserved)			
Size	Project Name Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018		Sheet 80	of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Reserved			
Size A4	Document Number	Woody_WL/Slinky_WL	Rev -1m
Date: Friday, September 07, 2018	Sheet	81 of	106


Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>GPU-VRAM3,4(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Woody_WL/Slinky_WL</div>	Rev <div>-1m</div>
Date: Friday, September 07, 2018		Sheet 82 of 106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU-VRAM5,6(Reserved)			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	83	of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU-VRAM7,8(Reserved)			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date:	Friday, September 07, 2018	Sheet 84 of	106

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>VGA_CORE(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Woody_WL/Slinky_WL</div>	Rev
Date: Friday, September 07, 2018		Sheet 85 of 106

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DIS VGA POWER(Reserved)</div>		
Size <div>A4</div>	Document Number <div>Woody WL/Slinky WL</div>	Rev <div>-1m</div>
Date: Friday, September 07, 2018		Sheet 86 of 106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GFX_LCD(1/2)(Reserved)			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	87	of 106

Blanking


<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GFX_LCD(2/2)(Reserved)			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018		Sheet 88	of 106

Page 1

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title NFC(Reserved)			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet 90 of		106



Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Express_Card(Reserved)			
Size A	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	93	of 106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Smart Card scocket(Reserved)			
Size A	Document Number Woody_WL/Slinky_WL		Rev -1m
Date: Friday, September 07, 2018	Sheet	94 of	106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GFX eDP(Reserved)			
Size A	Document Number Woody_WL/Slinky_WL		Rev -1m
Date:	Friday, September 07, 2018		Sheet 95 of 106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Bottom Docking(Reserved)			
Size A	Document Number Woody WL/Slinky WL		Rev -1m
Date:	Friday, September 07, 2018	Sheet 96 of	106

Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Inter LAN WG1217LM(Reservrd)			
Size A4	Document Number Woody_WL/Slinky_WL		Rev -1m
Date:	Friday, September 07, 2018	Sheet 97 of	106


Blanking

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU_CFG STRAP(Reserved)			
Size A	Document Number Woody_WL/Slinky_WL		Rev -1m
Date:	Friday, September 07, 2018	Sheet 98 of	106

Blanking

<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
CPU_XDP(Reserved)					
Size	Document Number				Rev
A4	Woody_WL/Slinky_WL				-1m
Date:	Friday, September 07, 2018			Sheet	99 of 106

A

B

C

D

E

4

3

2


1

Blanking

<Core Design>

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>table of content</div>		
Size <div>A4</div>	Document Number <div>Woody WL/Slinky WL</div>	Rev <div>-1m</div>
Date: Friday, September 07, 2018	Sheet 100 of	106

Figure 41-5. KBL R U Timing Diagram for G3 to S0/M0 [Non-Deep Sx Platform] (Sheet 1 of 2)



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A4

Document Number

Rev

Woody WL/Slinky WL




-1m



Date: Friday, September 07, 2018

Sheet 101 of 106


106

Intel-Power Up Sequence







PCH SMBus/I2C Block Diagram




KBC SMBus/I2C Block Diagram




Thermal Block Diagram



Audio Block Diagram



CLOCK BLOCK DIAGRAM



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CLK Block

Size	
Custom	

Document Number

Woody WL/Slinky WL

Rev	
-1m	

Date: Friday, September 07, 2018

Sheet 106 of 106